Contact Details

E-mails & Phone

Pawandeep Sawhney

Pawandeep Sawhney

Design Verification Engineer at Microsoft

San Francisco Bay Area

Hardware design and verification engineer with over 5 years of experience of successfully developing and testing various verification testbench infrastructure and simulation models across various Intel IPs, transceiver (HSSI) subsystem as well as Integrated I/O (PCIe, IOSF) subsystem. Well versed with various verification languages (Verilog, SystemVerilog) and methodologies like UVM, OVM.


  • Design Verification Engineer (Microsoft)
  • SoC Design Verification Engineer, Server Group (Intel Corporation)
  • IP Design Verification Engineer (Intel Corporation)
  • Engineer (Bharat Heavy Electricals Limited)


People also viewed these profiles

People also viewed these profiles

Allen Smallwood

Senior Director Sales, Global Cloud Networking @ Naples, Florida

People also viewed these profiles

Jalpesh Sharma

Sr Database Admin at State of Florida @ New York, New York